

JEDEC STANDARD

**Addendum No. 1 to JESD79-4,
3D Stacked DRAM**

JESD79-4-1

FEBRUARY 2017

JEDEC SOLID STATE TECHNOLOGY ASSOCIATION



NOTICE

JEDEC standards and publications contain material that has been prepared, reviewed, and approved through the JEDEC Board of Directors level and subsequently reviewed and approved by the JEDEC legal counsel.

JEDEC standards and publications are designed to serve the public interest through eliminating misunderstandings between manufacturers and purchasers, facilitating interchangeability and improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the proper product for use by those other than JEDEC members, whether the standard is to be used either domestically or internationally.

JEDEC standards and publications are adopted without regard to whether or not their adoption may involve patents or articles, materials, or processes. By such action JEDEC does not assume any liability to any patent owner, nor does it assume any obligation whatever to parties adopting the JEDEC standards or publications.

The information included in JEDEC standards and publications represents a sound approach to product specification and application, principally from the solid state device manufacturer viewpoint. Within the JEDEC organization there are procedures whereby a JEDEC standard or publication may be further processed and ultimately become an ANSI standard.

No claims to be in conformance with this standard may be made unless all requirements stated in the standard are met.

Inquiries, comments, and suggestions relative to the content of this JEDEC standard or publication should be addressed to JEDEC at the address below, or refer to www.jedec.org under Standards and Documents for alternative contact information.

Published by
©JEDEC Solid State Technology Association 2017
3103 North 10th Street
Suite 240 South
Arlington, VA 22201-2107

This document may be downloaded free of charge; however JEDEC retains the copyright on this material. By downloading this file the individual agrees not to charge for or resell the resulting material.

PRICE: Contact JEDEC

Printed in the U.S.A.
All rights reserved

PLEASE!

DON'T VIOLATE
THE
LAW!

This document is copyrighted by JEDEC and may not be
reproduced without permission.

For information, contact:

JEDEC Solid State Technology Association
3103 North 10th Street
Suite 240 South
Arlington, VA 22201-2107

or refer to www.jedec.org under Standards-Documents/Copyright Information.

ADDENDUM No. 1 to JESD79-4, 3D STACKED SDRAM

Contents

1	Scope	1
2	3DS SDRAM Package Pinout and Addressing	1
2.1	Overview	1
2.2	Pinout Description	1
2.3	3D Stacked / DDR4 SDRAM x4 Ballout using MO-207	2
2.4	3D Stacked / DDR4 SDRAM x8 Ballout using MO-207	3
2.5	Logical Rank Addressing	4
2.6	3D Stack Organizations	4
2.7	3DS SDRAM System Addressing	4
2.8	DDR4 3DS Stack Addressing Table	5
2.9	Logical Rank, Bank Group and Bank Selection	9
3	Functional Description	10
3.1	Simplified State Diagram	10
3.2	Basic Functionality	10
3.3	Reset Signal and Initialization Procedure	10
3.4	Mode Register Definition	10
4	SDRAM Command Description and Operation	15
4.1	ACTIVATE Command	15
4.2	Precharge and Precharge All Commands	16
4.3	Read and Write Commands	17
4.4	Refresh Command	19
4.5	Self-Refresh Operation and Power-Down Modes	20
4.6	Write Leveling	21
4.7	ZQ Calibration Commands	21
4.8	Command Address Parity (CA Parity)	22
4.9	Target Row Refresh (TRR)	23
4.10	Post Package Repair (PPR)	23
5	On Die Termination	23
6	Absolute Maximum Ratings	23
7	AC and DC Operating Conditions	23
8	AC and DC Output Measurement Levels	24
9	Speed Bins	24
9.1	Standard 3DS Speed Bins for x4	24
9.2	Standard 3DS Speed Bins for x8	29
9.3	Notes to Speed Bin Tables	30
10	I_{DD} Current Specification	31
10.1	I_{DD} , I_{PP} , and I_{DDQ} Measurement Conditions	31
10.2	I_{DD} and I_{PP} Specifications	50
11	Input/Output Capacitance	53
12	Electrical Characteristics and AC Timings for DDR4-1600-3DS to DDR4-2400-3DS	54
12.1	Refresh parameters	54
12.2	Timing Parameters by Speed Grade	55

ADDENDUM No. 1 to JESD79-4, 3D STACKED SDRAM

(From JEDEC Board Ballot JCB-16-29, formulated under the cognizance of the JC-42.3C Subcommittee on DRAM Parametrics.)

1 Scope

This document defines the 3DS DDR4 SDRAM specification, including features, functionalities, AC and DC characteristics, packages, and ball/signal assignments. The purpose of this specification is to define the minimum set of requirements for a compliant 8 Gbit through 128 Gbit for x4, x8 3DS DDR4 SDRAM devices. This addendum was created based on the JESD79-4 DDR4 SDRAM specification. Each aspect of the changes for 3DS DDR4 SDRAM operation was considered. Any TBD's, as of the publication of this document, are under discussion by the formulating committee.

The requirement for 3DS devices compliant to this spec addendum is to have a single electrical load for the stacked devices no matter if the stack is comprised of 2, 4 or 8 devices. The I/O buffer circuitry can be built into the base SDRAM of the stack or into a separate logic buffer device. In either case (built in native circuitry or separate logic die), the assumption is that the I/O buffers are located at the bottom of the stack closest to the package substrate. All pictures and diagrams in the spec depict a master die at the bottom of the stack; it is associated with logical rank 0.

2 3DS SDRAM Package Pinout and Addressing

2.1 Overview

These ballouts have been derived from JESD79-4. The ballout comprehends x4 and x8 data widths, where x4 is a subset of the x8 ballout, and the addressing described in this section.

2.2 Pinout Description

The following table only documents differences of DDR4 3DS SDRAMs relative to the pinout description in JESD79-4.

Symbol	Type	Function
PAR	Input	Command and Address Parity Input : DDR4 Supports Even Parity check in DRAMs with MR setting. Once it's enabled via Register in MR5, then DRAM calculates Parity with ACT_n,RAS_n/A16,CAS_n/A15,WE_n/A14,BG0-BG1,BA0-BA1,A17-A0 and C0, C1, C2. Input parity should maintain at the rising edge of the clock and at the same time with command and address with CS_n LOW
NOTE 1 Input only pins (BG0-BG1,BA0-BA1, A0-A17, ACT_n, RAS_n/A16, CAS_n/A15, WE_n/A14, CS_n, CKE, ODT, C0, C1, C2 and RESET_n) do not supply termination.		

2.3 3D Stacked / DDR4 SDRAM x4 Ballout using MO-207

Ball locations in Figure 1, “3D Stacked DDR4 SDRAM x4 Ballout” show the proposed DDR4 3D Stacked SDRAM x4 ballout.

[X-ray view from package top surface]

	1	2	3	4	5	6	7	8	9	
	NC		NC				NC		NC	NC
	NC		NC				NC		NC	NC
A	VDD	VSSQ	NC				NC	VSSQ	VSS	NC
B	VPP	VDDQ	DQS_c				DQ1	VDDQ	ZQ	
C	VDDQ	DQ0	DQS_t				VDD	VSS	VDDQ	
D	VSSQ	NC	DQ2				DQ3	NC	VSSQ	
E	VSS	VDDQ	NC				NC	VDDQ	VSS	
F	VDD	C2, NC ¹	ODT				CK_t	CK_c	VDD	
G	VSS	C0	CKE				CS_n	C1, NC ²	RFU	
H	VDD	WE_n, A14	ACT_n				CAS_n, A15	RAS_n, A16	VSS	
J	VREFCA	BG0	A10, AP				A12, BC_n	BG1	VDD	
K	VSS	BA0	A4				A3	BA1	VSS	
L	RESET_n	A6	A0				A1	A5	ALERT_n	
M	VDD	A8	A2				A9	A7	VPP	
N	VSS	A11	PAR				A17, NC ³	A13	VDD	NC
	NC		NC				NC		NC	NC
	NC		NC				NC		NC	NC

1.This pin is not connected for 3DS devices with two or four logical ranks.

2.This pin is not connected for 3DS devices with two logical ranks.

3.This pin is not connected for 4Gb and 8Gb devices.

Figure 1 — 3D Stacked DDR4 SDRAM x4 Ballout