

IEEE Standard for Design and Verification of Low-Power Integrated Circuits

IEEE Computer Society

Sponsored by the
Design Automation Committee
and the
IEEE Standards Association Corporate Advisory Group

IEEE
3 Park Avenue
New York, NY 10016-5997
USA

IEEE Std 1801™-2013
(Revision of IEEE Std 1801-2009)

29 May 2013

IEEE Std 1801™-2013
(Revision of
IEEE Std 1801-2009)

IEEE Standard for Design and Verification of Low-Power Integrated Circuits

Sponsor

Design Automation Committee
of the
IEEE Computer Society
and the
IEEE Standards Association Corporate Advisory Group

Approved 6 March 2013

IEEE-SA Standards Board

Grateful acknowledgment is made to the following for permission to use source material:

Accellera Systems Initiative

Unified Power Format (UPF) Standard, Version 1.0

Cadence Design Systems, Inc.

Library Cell Modeling Guide Using CPF

Hierarchical Power Intent Modeling Guide Using CPF

Silicon Integration Initiative, Inc.

Si2 Common Power Format Specification, Version 2.0

Abstract: A method is provided for specifying power intent for an electronic design, for use in verification of the structure and behavior of the design in the context of a given power management architecture, and for driving implementation of that power management architecture. The method supports incremental refinement of power intent specifications required for IP-based design flows.

Keywords: corruption semantics, IEEE 1801™, interface specification, IP reuse, isolation, level-shifting, power-aware design, power domains, power intent, power modes, power states, progressive design refinement, retention, retention strategies

The Institute of Electrical and Electronics Engineers, Inc.
3 Park Avenue, New York, NY 10016-5997, USA

Copyright © 2013 by The Institute of Electrical and Electronics Engineers, Inc.
All rights reserved. Published 29 May 2013. Printed in the United States of America.

IEEE is a registered trademark in the U.S. Patent & Trademark Office, owned by The Institute of Electrical and Electronics Engineers, Incorporated.

Verilog is a registered trademark of Cadence Design Systems, Inc.

Print: ISBN 978-0-7381-8282-7 STDPD98167
PDF: ISBN 978-0-7381-8281-0 STDGT98167

IEEE prohibits discrimination, harassment and bullying.

For more information, visit <http://www.ieee.org/web/aboutus/whatis/policies/p9-26.html>.

No part of this publication may be reproduced in any form, in an electronic retrieval system or otherwise, without the prior written permission of the publisher.

Notice and Disclaimer of Liability Concerning the Use of IEEE Documents: IEEE Standards documents are developed within the IEEE Societies and the Standards Coordinating Committees of the IEEE Standards Association (IEEE-SA) Standards Board. IEEE develops its standards through a consensus development process, approved by the American National Standards Institute, which brings together volunteers representing varied viewpoints and interests to achieve the final product. Volunteers are not necessarily members of the Institute and serve without compensation. While IEEE administers the process and establishes rules to promote fairness in the consensus development process, IEEE does not independently evaluate, test, or verify the accuracy of any of the information or the soundness of any judgments contained in its standards.

Use of an IEEE Standard is wholly voluntary. IEEE disclaims liability for any personal injury, property or other damage, of any nature whatsoever, whether special, indirect, consequential, or compensatory, directly or indirectly resulting from the publication, use of, or reliance upon any IEEE Standard document.

IEEE does not warrant or represent the accuracy or content of the material contained in its standards, and expressly disclaims any express or implied warranty, including any implied warranty of merchantability or fitness for a specific purpose, or that the use of the material contained in its standards is free from patent infringement. IEEE Standards documents are supplied “**AS IS**.”

The existence of an IEEE Standard does not imply that there are no other ways to produce, test, measure, purchase, market, or provide other goods and services related to the scope of the IEEE standard. Furthermore, the viewpoint expressed at the time a standard is approved and issued is subject to change brought about through developments in the state of the art and comments received from users of the standard. Every IEEE standard is subjected to review at least every ten years. When a document is more than ten years old and has not undergone a revision process, it is reasonable to conclude that its contents, although still of some value, do not wholly reflect the present state of the art. Users are cautioned to check to determine that they have the latest edition of any IEEE standard.

In publishing and making its standards available, IEEE is not suggesting or rendering professional or other services for, or on behalf of, any person or entity. Nor is IEEE undertaking to perform any duty owed by any other person or entity to another. Any person utilizing any IEEE Standards document, should rely upon his or her own independent judgment in the exercise of reasonable care in any given circumstances or, as appropriate, seek the advice of a competent professional in determining the appropriateness of a given IEEE standard.

Translations: The IEEE consensus development process involves the review of documents in English only. In the event that an IEEE standard is translated, only the English version published by IEEE should be considered the approved IEEE standard.

Official Statements: A statement, written or oral, that is not processed in accordance with the IEEE-SA Standards Board Operations Manual shall not be considered the official position of IEEE or any of its committees and shall not be considered to be, nor be relied upon as, a formal position of IEEE. At lectures, symposia, seminars, or educational courses, an individual presenting information on IEEE standards shall make it clear that his or her views should be considered the personal views of that individual rather than the formal position of IEEE.

Comments on Standards: Comments for revision of IEEE Standards documents are welcome from any interested party, regardless of membership affiliation with IEEE. However, IEEE does not provide consulting information or advice pertaining to IEEE Standards documents. Suggestions for changes in documents should be in the form of a proposed change of text, together with appropriate supporting comments. Since IEEE standards represent a consensus of concerned interests, it is important to ensure that any responses to comments and questions also receive the concurrence of a balance of interests. For this reason, IEEE and the members of its societies and Standards Coordinating Committees are not able to provide an instant response to comments or questions except in those cases where the matter has previously been addressed. Any person who would like to participate in evaluating comments or revisions to an IEEE standard is welcome to join the relevant IEEE working group at <http://standards.ieee.org/develop/wg/>.

Comments on standards should be submitted to the following address:

Secretary, IEEE-SA Standards Board
445 Hoes Lane
Piscataway, NJ 08854
USA

Photocopies: Authorization to photocopy portions of any individual standard for internal or personal use is granted by The Institute of Electrical and Electronics Engineers, Inc., provided that the appropriate fee is paid to Copyright Clearance Center. To arrange for payment of licensing fee, please contact Copyright Clearance Center, Customer Service, 222 Rosewood Drive, Danvers, MA 01923 USA; +1 978 750 8400. Permission to photocopy portions of any individual standard for educational classroom use can also be obtained through the Copyright Clearance Center.

Notice to users

Laws and regulations

Users of IEEE Standards documents should consult all applicable laws and regulations. Compliance with the provisions of any IEEE Standards document does not imply compliance to any applicable regulatory requirements. Implementers of the standard are responsible for observing or referring to the applicable regulatory requirements. IEEE does not, by the publication of its standards, intend to urge action that is not in compliance with applicable laws, and these documents may not be construed as doing so.

Copyrights

This document is copyrighted by the IEEE. It is made available for a wide variety of both public and private uses. These include both use, by reference, in laws and regulations, and use in private self-regulation, standardization, and the promotion of engineering practices and methods. By making this document available for use and adoption by public authorities and private users, the IEEE does not waive any rights in copyright to this document.

Updating of IEEE documents

Users of IEEE Standards documents should be aware that these documents may be superseded at any time by the issuance of new editions or may be amended from time to time through the issuance of amendments, corrigenda, or errata. An official IEEE document at any point in time consists of the current edition of the document together with any amendments, corrigenda, or errata then in effect. In order to determine whether a given document is the current edition and whether it has been amended through the issuance of amendments, corrigenda, or errata, visit the IEEE-SA Website at <http://standards.ieee.org/index.html> or contact the IEEE at the address listed previously. For more information about the IEEE Standards Association or the IEEE standards development process, visit IEEE-SA Website at <http://standards.ieee.org/index.html>.

Errata

Errata, if any, for this and all other standards can be accessed at the following URL: <http://standards.ieee.org/findstds/errata/index.html>. Users are encouraged to check this URL for errata periodically.

Patents

Attention is called to the possibility that implementation of this standard may require use of subject matter covered by patent rights. By publication of this standard, no position is taken by the IEEE with respect to the existence or validity of any patent rights in connection therewith. If a patent holder or patent applicant has filed a statement of assurance via an Accepted Letter of Assurance, then the statement is listed on the IEEE-SA Website at <http://standards.ieee.org/about/sasb/patcom/patents.html>. Letters of Assurance may indicate whether the Submitter is willing or unwilling to grant licenses under patent rights without compensation or under reasonable rates, with reasonable terms and conditions that are demonstrably free of any unfair discrimination to applicants desiring to obtain such licenses.

Essential Patent Claims may exist for which a Letter of Assurance has not been received. The IEEE is not responsible for identifying Essential Patent Claims for which a license may be required, for conducting inquiries into the legal validity or scope of Patents Claims, or determining whether any licensing terms or conditions provided in connection with submission of a Letter of Assurance, if any, or in any licensing agreements are reasonable or non-discriminatory. Users of this standard are expressly advised that determination of the validity of any patent rights, and the risk of infringement of such rights, is entirely their own responsibility. Further information may be obtained from the IEEE Standards Association.

Participants

The Unified Power Format Working Group is entity based. At the time this standard was completed, the Unified Power Format Working Group had the following membership:

John Biggs, *Chair*
Erich Marschner, *Vice Chair*
Jeffrey Lee, *Secretary*
Joe Daniels, *Technical Editor*

Dave Allen
Ido Bourstein
Shir-Shen Chang
David Cheng
Cary Chin
Sumit DasGupta
Sorin Dobre
Shaun Durnan
Colin Holehouse

Sushma Honnavara-Prasad
Fred Jen
Tim Jordan
Knut Just
James Kehoe
Rick Koster
Rolf Lagerquist
Lisa McIlwain
Don Mills
Barry Pangrle

Albert Rich
Judith Richardson
Jim Sproch
Amit Srivastava
Prasad Subbarao
Venki Venkatesh
Qi Wang
Jon Worthington
Louis Yu

The following members of the entity balloting committee voted on this standard. Balloters may have voted for approval, disapproval, or abstention.

Accellera Systems Initiative
Advanced Micro Devices (AMD)
ARM, Ltd.
Atrenta Inc.
Broadcom Corporation
Cadence Design Systems, Inc.
Cambridge Silicon Radio
Cortina Systems
Intel Corporation
Japan Electronics and Information Technology
Industries Association (JEITA)

LSI Corporation
Marvell Technology Group Ltd.
MediaTek Inc.
Mentor Graphics Corporation
Qualcomm Incorporated
Silicon Integration Initiative, Inc.
STMicroelectronics
Synopsys, Inc.
Texas Instruments Incorporated
Xilinx

When the IEEE-SA Standards Board approved this standard on 6 March 2013, it had the following membership:

John Kulick, *Chair*
David J. Law, *Vice Chair*
Richard H. Hulett, *Past Chair*
Konstantinos Karachalios, *Secretary*

Masayuki Ariyoshi
Peter Balma
Farooq Bari
Ted Burse
Wael William Diab
Stephen Dukes
Jean-Philippe Faure
Alexander Gelman

Mark Halpin
Gary Hoffman
Paul Houzé
Jim Hughes
Michael Janezic
Joseph L. Koepfinger*
Oleg Logvinov

Ron Petersen
Gary Robinson
Jon Walter Rosdahl
Adrian Stephens
Peter Sutherland
Yatin Trivedi
Phil Winston
Yu Yuan

*Member Emeritus

Also included are the following nonvoting IEEE-SA Standards Board liaisons:

Richard DeBlasio, *DOE Representative*
Michael Janezic, *NIST Representative*

Julie Alessi
IEEE Standards Program Manager, Document Development

Krista Gluchoski
IEEE Standards Program Manager, Technical Program Development

Introduction

This introduction is not part of IEEE Std 1801-2013, IEEE Standard for Design and Verification of Low-Power Integrated Circuits.

The purpose of this standard is to provide portable low-power design specifications that can be used with a variety of commercial products throughout an electronic system design, analysis, verification, and implementation flow.

When the electronic design automation (EDA) industry began creating standards for use in specifying, simulating, and implementing functional specifications of digital electronic circuits in the 1980s, the primary design constraint was the transistor area necessary to implement the required functionality in the prevailing process technology at that time. Power considerations were simple and easily assumed for the design as power consumption was not a major consideration and most chips operated on a single voltage for all functionality. Therefore, hardware description languages (HDLs) such as VHDL (IEC 61691-1-1/IEEE Std 1076™)^a and SystemVerilog (IEEE Std 1800™) provided a rich set of capabilities necessary for capturing the functional specification of electronic systems, but no capabilities for capturing the power architecture (how each element of the system is to be powered).

As the process technology for manufacturing electronic circuits continued to advance, power (as a design constraint) continually increased in importance. Even above the 90 nm process node size, dynamic power consumption became an important design constraint as the functional size of designs increased power consumption at the same time battery-operated mobile systems, such as cell phones and laptop computers, became a significant driver of the electronics industry. Techniques for reducing dynamic power consumption—the amount of power consumed to transition a node from a 0 to 1 state or vice versa—became commonplace. Although these techniques affected the design methodology, the changes were relatively easy to accommodate within the existing HDL-based design flow, as these techniques were primarily focused on managing the clocking for the design (more clock domains operating at different frequencies and gating of clocks when logic in a clock domain is not needed for the active operational mode). Multi-voltage power-management methods were also developed. These methods did not directly impact the functionality of the design, requiring only level-shifters between different voltage domains. Multi-voltage power domains could be verified in existing design flows with additional, straight-forward extensions to the methodology.

With process technologies below 100 nm, static power consumption has become a prominent and, in many cases, dominant design constraint. Due to the physics of the smaller process nodes, power is leaked from transistors even when the circuitry is quiescent (no toggling of nodes from 0 to 1 or vice versa). New design techniques were developed to manage static power consumption. Power gating or power shut-off turns off power for a set of logic elements. Back-bias techniques are used to raise the voltage threshold at which a transistor can change its state. While back bias slows the performance of the transistor, it greatly reduces leakage. These techniques are often combined with multi-voltages and require additional functionality: power-management controllers, isolation cells that logically and/or electrically isolate a shutdown power domain from “powered-up” domains, level-shifters that translate signal voltages from one domain to another, and retention registers to facilitate fast transition from a power-off state to a power-on state for a domain.

The EDA industry responded with multiple vendors developing proprietary low-power specification capabilities for different tools in the design and implementation flow. Although this solved the problem locally for a given tool, it was not a global solution in that the same information was often required to be specified multiple times for different tools without portability of the power specification. At the Design

^aInformation on references can be found in Clause 2.

Automation Conference (DAC) in June 2006, several semiconductor/electronics companies challenged the EDA industry to define an open, portable power specification standard. The EDA industry standards incubation consortium, Accellera Systems Initiative, answered the call by creating a Technical SubCommittee (TSC) to develop a standard. The effort was named Unified Power Format (UPF) to recognize the need of unifying the capabilities of multiple proprietary formats into a single industry standard. Accellera approved *UPF 1.0* as an Accellera standard in February 2007. In May 2007, Accellera donated UPF to the IEEE for the purposes of creating an IEEE standard, and in March 2009, the first version of the IEEE Std 1801 was released. So this standard, although the second version of the IEEE Std 1801, represents the third version of what is more colloquially referred to as UPF.

Contents

1.	Overview.....	1
1.1	Scope.....	1
1.2	Purpose.....	1
1.3	Key characteristics of the Unified Power Format.....	1
1.4	Use of color in this standard	3
1.5	Contents of this standard.....	3
2.	Normative references.....	4
3.	Definitions, acronyms, and abbreviations.....	4
3.1	Definitions	4
3.2	Acronyms and abbreviations	9
4.	UPF concepts	11
4.1	Design structure	11
4.2	Design representation	11
4.3	Power architecture	14
4.4	Power distribution.....	17
4.5	Power management.....	23
4.6	Power states	26
4.7	Simstates	29
4.8	Successive refinement.....	30
4.9	Tool flow.....	31
4.10	File structure	32
5.	Language basics	33
5.1	UPF is Tcl.....	33
5.2	Conventions used.....	33
5.3	Lexical elements	34
5.4	Boolean expressions	37
5.5	Object declaration.....	39
5.6	Attributes of objects.....	40
5.7	Power state name spaces.....	43
5.8	Precedence	44
5.9	Generic UPF command semantics.....	45
5.10	effective_element_list semantics	45
5.11	Command refinement	48
5.12	Error handling.....	49
5.13	Units.....	50
6.	Power intent commands.....	51
6.1	Categories	51
6.2	add_domain_elements [deprecated]	51
6.3	add_port_state [legacy]	52
6.4	add_power_state	52
6.5	add_pst_state [legacy]	57
6.6	apply_power_model.....	58
6.7	associate_supply_set	59

6.8	begin_power_model	60
6.9	bind_checker	61
6.10	connect_logic_net	63
6.11	connect_supply_net	64
6.12	connect_supply_set	65
6.13	create_composite_domain	67
6.14	create_hdl2upf_vct	68
6.15	create_logic_net	69
6.16	create_logic_port	70
6.17	create_power_domain	71
6.18	create_power_switch	74
6.19	create_pst [legacy]	80
6.20	create_supply_net	80
6.21	create_supply_port	83
6.22	create_supply_set	84
6.23	create_upf2hdl_vct	85
6.24	describe_state_transition	86
6.25	end_power_model.....	87
6.26	find_objects	88
6.27	load_simstate_behavior	90
6.28	load_upf	91
6.29	load_upf_protected	92
6.30	map_isolation_cell [deprecated]	93
6.31	map_level_shifter_cell [deprecated]	93
6.32	map_power_switch	93
6.33	map_retention_cell	94
6.34	merge_power_domains [deprecated]	97
6.35	name_format	98
6.36	save_upf	99
6.37	set_design_attributes	100
6.38	set_design_top	101
6.39	set_domain_supply_net [legacy]	101
6.40	set_equivalent	102
6.41	set_isolation	104
6.42	set_isolation_control [deprecated]	110
6.43	set_level_shifter	111
6.44	set_partial_on_translation	116
6.45	set_pin_related_supply [deprecated]	116
6.46	set_port_attributes	117
6.47	set_power_switch [deprecated]	121
6.48	set_repeater	121
6.49	set_retention	124
6.50	set_retention_control [deprecated]	128
6.51	set_retention_elements	128
6.52	set_scope	129
6.53	set_simstate_behavior	130
6.54	upf_version	131
6.55	use_interface_cell	132
7.	Power management cell commands.....	135
7.1	Introduction.....	135
7.2	define_always_on_cell.....	136
7.3	define_diode_clamp.....	137

7.4	define_isolation_cell	138
7.5	define_level_shifter_cell	141
7.6	define_power_switch_cell	145
7.7	define_retention_cell	147
8.	UPF processing	150
8.1	Overview	150
8.2	Data requirements	150
8.3	Processing phases	150
8.4	Error checking	153
9.	Simulation semantics	154
9.1	Supply network creation	154
9.2	Supply network simulation	155
9.3	Power state simulation	157
9.4	Simstate simulation	159
9.5	Transitioning from one simstate state to another	161
9.6	Simulation of retention	162
9.7	Simulation of isolation	168
9.8	Simulation of level-shifting	168
9.9	Simulation of repeater	168
	Annex A (informative) Bibliography	169
	Annex B (normative) HDL package UPF	170
	Annex C (normative) Queries	182
	Annex D (informative) Replacing deprecated and legacy commands and options	219
	Annex E (informative) Low-power design methodology	227
	Annex F (normative) Value conversion tables	252
	Annex G (normative) Supporting hard IP	255
	Annex H (normative) UPF power-management commands semantics and Liberty mappings	258
	Annex I (informative) Power-management cell modeling examples	273
	Annex J (informative) Switching Activity Interchange Format	303

IEEE Standard for Design and Verification of Low-Power Integrated Circuits

IMPORTANT NOTICE: This standard is not intended to ensure safety, security, health, or environmental protection in all circumstances. Implementers of the standard are responsible for determining appropriate safety, security, environmental, and health practices or regulatory requirements.

This IEEE document is made available for use subject to important notices and legal disclaimers. These notices and disclaimers appear in all publications containing this document and may be found under the heading “Important Notice” or “Important Notices and Disclaimers Concerning IEEE Documents.” They can also be obtained on request from IEEE or viewed at <http://standards.ieee.org/IPR/disclaimers.html>.

1. Overview

1.1 Scope

This standard establishes a format used to define the low-power design intent for electronic systems and electronic intellectual property (IP). The format provides the ability to specify the supply network, switches, isolation, retention, and other aspects relevant to power management of an electronic system. The standard defines the relationship between the low-power design specification and the logic design specification captured via other formats [e.g., standard hardware description languages (HDLs)].

1.2 Purpose

The standard provides portability of low-power design specifications that can be used with a variety of commercial products throughout an electronic system design, analysis, verification, and implementation flow.

1.3 Key characteristics of the Unified Power Format

The Unified Power Format (UPF) provides the ability for electronic systems to be designed with power as a key consideration early in the process. UPF accomplishes this by allowing the specification of what was traditionally physical implementation-based power information early in the design process—at the register transfer level (RTL) or earlier. [Figure 1](#) shows UPF supporting the entire design flow. UPF provides a