



IEEE Standard for Property Specification Language (PSL)

IEEE Computer Society

Sponsored by the
Design Automation Standards Committee

and the
IEEE Standards Association Corporate Advisory Group

1850TM

IEEE
3 Park Avenue
New York, NY 10016-5997, USA

6 April 2010

IEEE Std 1850TM-2010
(Revision of
IEEE Std 1850-2005)

IEEE Std 1850™-2010

(Revision of
IEEE Std1850-2005)

IEEE Standard for Property Specification Language (PSL)

Sponsor

**Design Automation Standards Committee
of the
IEEE Computer Society**

and the

IEEE Standards Association Corporate Advisory Group

Approved 25 March 2010
IEEE-SA Standards Board

Grateful acknowledgment is made to Accellera Organization, Inc. for the permission to use the following source material:

Accellera Property Specification Language Reference Manual (version 1.1), Accellera

GDL: General Description Language, Accellera, Mar. 2005

Abstract: The IEEE Property Specification Language (PSL) is defined. PSL is a formal notation for specification of electronic system behavior, compatible with multiple electronic system design languages, including IEEE Std 1076™ (VHDL®), IEEE Std 1354 (Verilog®), IEEE Std 1666™ (SystemC®), and IEEE Std 1800™ (SystemVerilog®), thereby enabling a common specification and verification flow for multi-language and mixed-language designs. PSL captures design intent in a form suitable for simulation, formal verification, formal analysis, and hybrid verification tools. PSL enhances communication among architects, designers, and verification engineers to increase productivity throughout the design and verification process. The primary audiences for this standard are the implementors of tools supporting the language and advanced users of the language.

Keywords: ABV, assertion, assertion-based verification, assumption, cover, model checking, property, PSL, specification, temporal logic, verification

The Institute of Electrical and Electronics Engineers, Inc.
3 Park Avenue, New York, NY 10016-5997, USA

Copyright © 2010 by the Institute of Electrical and Electronics Engineers, Inc.
All rights reserved. Published 6 April 2010. Printed in the United States of America.

IEEE, 802, and POSIX are registered trademarks in the U.S. Patent & Trademark Office, owned by The Institute of Electrical and Electronics Engineers, Incorporated.

VHDL and Verilog are both registered trademarks of Cadence Design Systems, Inc.

SystemVerilog is a registered trademark of Accellera Organization, Inc.

SystemC is a registered trademark of Synopsys, Inc.

PDF: ISBN 978-0-7381-6255-3 STD96063
Print: ISBN 978-0-7381-6256-0 STDPD96063

IEEE prohibits discrimination, harassment, and bullying. For more information, visit <http://www.ieee.org/web/aboutus/whatis/policies/p9-26.html>.

No part of this publication may be reproduced in any form, in an electronic retrieval system or otherwise, without the prior written permission of the publisher.

IEEE Standards documents are developed within the IEEE Societies and the Standards Coordinating Committees of the IEEE Standards Association (IEEE-SA) Standards Board. The IEEE develops its standards through a consensus development process, approved by the American National Standards Institute, which brings together volunteers representing varied viewpoints and interests to achieve the final product. Volunteers are not necessarily members of the Institute and serve without compensation. While the IEEE administers the process and establishes rules to promote fairness in the consensus development process, the IEEE does not independently evaluate, test, or verify the accuracy of any of the information or the soundness of any judgments contained in its standards.

Use of an IEEE Standard is wholly voluntary. The IEEE disclaims liability for any personal injury, property or other damage, of any nature whatsoever, whether special, indirect, consequential, or compensatory, directly or indirectly resulting from the publication, use of, or reliance upon this, or any other IEEE Standard document.

The IEEE does not warrant or represent the accuracy or content of the material contained herein, and expressly disclaims any express or implied warranty, including any implied warranty of merchantability or fitness for a specific purpose, or that the use of the material contained herein is free from patent infringement. IEEE Standards documents are supplied **“AS IS.”**

The existence of an IEEE Standard does not imply that there are no other ways to produce, test, measure, purchase, market, or provide other goods and services related to the scope of the IEEE Standard. Furthermore, the viewpoint expressed at the time a standard is approved and issued is subject to change brought about through developments in the state of the art and comments received from users of the standard. Every IEEE Standard is subjected to review at least every five years for revision or reaffirmation, or every ten years for stabilization. When a document is more than five years old and has not been reaffirmed, or more than ten years old and has not been stabilized, it is reasonable to conclude that its contents, although still of some value, do not wholly reflect the present state of the art. Users are cautioned to check to determine that they have the latest edition of any IEEE Standard.

In publishing and making this document available, the IEEE is not suggesting or rendering professional or other services for, or on behalf of, any person or entity. Nor is the IEEE undertaking to perform any duty owed by any other person or entity to another. Any person utilizing this, and any other IEEE Standards document, should rely upon the advice of a competent professional in determining the exercise of reasonable care in any given circumstances.

Interpretations: Occasionally questions may arise regarding the meaning of portions of standards as they relate to specific applications. When the need for interpretations is brought to the attention of IEEE, the Institute will initiate action to prepare appropriate responses. Since IEEE Standards represent a consensus of concerned interests, it is important to ensure that any interpretation has also received the concurrence of a balance of interests. For this reason, IEEE and the members of its societies and Standards Coordinating Committees are not able to provide an instant response to interpretation requests except in those cases where the matter has previously received formal consideration. A statement, written or oral, that is not processed in accordance with the IEEE-SA Standards Board Operations Manual shall not be considered the official position of IEEE or any of its committees and shall not be considered to be, nor be relied upon as, a formal interpretation of the IEEE. At lectures, symposia, seminars, or educational courses, an individual presenting information on IEEE standards shall make it clear that his or her views should be considered the personal views of that individual rather than the formal position, explanation, or interpretation of the IEEE. Comments for revision of IEEE Standards are welcome from any interested party, regardless of membership affiliation with IEEE. Suggestions for changes in documents should be in the form of a proposed change of text, together with appropriate supporting comments. Recommendations to change the status of a stabilized standard should include a rationale as to why a revision or withdrawal is required.

Comments and recommendations on standards, and requests for interpretations should be addressed to:

Secretary, IEEE-SA Standards Board
445 Hoes Lane
Piscataway, NJ 08854
USA

Authorization to photocopy portions of any individual standard for internal or personal use is granted by the Institute of Electrical and Electronics Engineers, Inc., provided that the appropriate fee is paid to Copyright Clearance Center. To arrange for payment of licensing fee, please contact Copyright Clearance Center, Customer Service, 222 Rosewood Drive, Danvers, MA 01923 USA; +1 978 750 8400. Permission to photocopy portions of any individual standard for educational classroom use can also be obtained through the Copyright Clearance Center.

Introduction

This introduction is not part of IEEE Std 1850-2010, IEEE Standard for Property Specification Language (PSL).

IEEE Std 1850 Property Specification Language (PSL) is based upon the Accellera Property Specification Language (Accellera PSL), a language for formal specification of electronic system behavior, which was developed by Accellera, a consortium of Electronic Design Automation (EDA), semiconductor, and system companies. IEEE Std 1850 PSL 2010 refines IEEE Std 1850 PSL 2005 by providing extensions for improved verification IP reuse (e.g., the `vpkg` type of `vunit`) and interaction between the assertions and the simulation environment (local variables), and by addressing minor technical issues. The formal semantics were updated to reflect these changes.

Notice to users

Laws and regulations

Users of these documents should consult all applicable laws and regulations. Compliance with the provisions of this standard does not imply compliance to any applicable regulatory requirements. Implementers of the standard are responsible for observing or referring to the applicable regulatory requirements. IEEE does not, by the publication of its standards, intend to urge action that is not in compliance with applicable laws, and these documents may not be construed as doing so.

Copyrights

This document is copyrighted by the IEEE. It is made available for a wide variety of both public and private uses. These include both use, by reference, in laws and regulations, and use in private self-regulation, standardization, and the promotion of engineering practices and methods. By making this document available for use and adoption by public authorities and private users, the IEEE does not waive any rights in copyright to this document.

Updating of IEEE documents

Users of IEEE standards should be aware that these documents may be superseded at any time by the issuance of new editions or may be amended from time to time through the issuance of amendments, corrigenda, or errata. An official IEEE document at any point in time consists of the current edition of the document together with any amendments, corrigenda, or errata then in effect. In order to determine whether a given document is the current edition and whether it has been amended through the issuance of amendments, corrigenda, or errata, visit the IEEE Standards Association website at <http://ieeexplore.ieee.org/xpl/standards.jsp>, or contact the IEEE at the address listed previously.

For more information about the IEEE Standards Association or the IEEE standards development process, visit the IEEE-SA website at <http://standards.ieee.org>.

Errata

Errata, if any, for this and all other standards can be accessed at the following URL: <http://standards.ieee.org/reading/ieee/updates/errata/index.html>. Users are encouraged to check this URL for errata periodically.

Interpretations

Current interpretations can be accessed at the following URL: <http://standards.ieee.org/reading/ieee/interp/index.html>.

Patents

Attention is called to the possibility that implementation of this amendment may require use of subject matter covered by patent rights. By publication of this standard, no position is taken with respect to the existence or validity of any patent rights in connection therewith. The IEEE is not responsible for identifying Essential Patent Claims for which a license may be required, for conducting inquiries into the legal validity or scope of Patent Claims or determining whether any licensing terms or conditions provided in connection with submission of a Letter of Assurance, if any, or in any licensing agreements are reasonable or non-discriminatory. Users of this amendment are expressly advised that determination of the validity of any patent rights, and the risk of infringement of such rights, is entirely their own responsibility. Further information may be obtained from the IEEE Standards Association.

Participants

At the time this standard was submitted to the IEEE-SA for approval, the IEEE P1850 PSL Working Group had the following membership:

Harry Foster, Accellera, *Chair*
Sitvanit Ruah, IBM, *Co-Chair*
N. S. Subramanian, Cadence, *Secretary*
Anne Lustig-Picus, IBM, *Editor*
Hanan Singer, IBM, *Editor*

Mohamed-Lyes Benalycherif, ST-Ericsson
Surrendra Dudani, Synopsys
Cindy Eisner, IBM
Dana Fisman, IBM
Sandeep Gupta, Cadence
Joseph Lu, Altera
Sami Maisnemi, Nokia

Erich Marschner, Cadence
Johan Mårtensson, Jasper DA
Avigail Orni, IBM
Dmitry Pidan, IBM
Tej Singh, Mentor Graphics
Richard Wallace, Northrop Grumman
Yaron Wolfsthal, IBM

The following members of the entity balloting committee voted on this standard. Balloters may have voted for approval, disapproval, or abstention.

Accelera
Cadence Design

IBM

Mentor Graphics
Synopsys

The working group gratefully acknowledges the contributions of the following organizations and participants. Without their assistance and dedication, the initial standard would not have been completed.

<i>Organization</i>	<i>Participant</i>
Accellera	Harry Foster, <i>Chair</i>
Altraverifica Ltd.	Adriana Maggiore
Cadence.....	Sandeep Gupta
	Makarand Joshi
	Erich Marschner
	N. S. Subramanian, <i>Secretary</i>
	Stephen Ward
IBM.....	Cindy Eisner
	Dana Fisman
	Anne Lustig-Picus, <i>Editor</i>
	Avigail Orni
	Dmitry Pidan
	Sitvanit Ruah, <i>Co-chair</i>
	Hanan Singer, <i>Editor</i>
	Yaron Wolfsthal
Infineon	Klaus Winkelmann
Intel	Alex Levin
Jasper DA.....	Johan Alfredsson
	Johan Mårtensson
Mentor Graphics	Stephen Bailey
	Andrew Seawright
	Tej Singh
Nokia.....	Jari Kalinainen
	Sami Maisnemi
Northrop Grumman.....	Richard Wallace
Novas Software, Inc.....	Bassam Tabbara
NVidia.....	Joseph Lu
Phillips	Sylvain Boucher
ST Microelectronics.....	Mohamed-Lyes Benalycherif
	Andrea Fedeli
Sun Microsystems.....	Tom Thatcher
Synopsys	Surrendra Dudani

When the IEEE-SA Standards Board approved this standard on 25 March 2010, it had the following membership:

Robert M. Grow, *Chair*
Richard H. Hulett, *Vice Chair*
Steve M. Mills, *Past Chair*
Judith Gorman, *Secretary*

John Barr
Karen Bartleson
Victor Berman
Ted Burse
Richard DeBlasio
Andy Drozd

Mark Epstein
Alexander Gelman
Jim Hughes
Young Kyun Kim
Joseph L. Koepfinger*
John Kulick
David J. Law

Ted Olsen
Glenn Parsons
Ronald C. Petersen
Narayanan Ramachandran
Jon Walter Rosdahl
Sam Sciacca

*Member Emeritus

Also included are the following nonvoting IEEE-SA Standards Board liaisons:

Howard L. Wolfman, TAB Representative
Michael Janezic, NIST Representative
Satish K. Aggarwal, NRC Representative

Michelle Turner
IEEE Standards Program Manager, Document Development

Michael Kipness
IEEE Standards Program Manager, Technical Program Development

Contents

1.	Overview.....	1
1.1	Scope.....	1
1.2	Purpose.....	1
1.2.1	Background.....	2
1.2.2	Motivation.....	2
1.2.3	Goals.....	2
1.3	Usage.....	2
1.3.1	Functional specification.....	3
1.3.2	Functional verification.....	3
2.	Normative references.....	7
3.	Definitions, acronyms, and abbreviations.....	9
3.1	Definitions.....	9
3.2	Acronyms and abbreviations.....	12
3.3	Special terms.....	12
4.	Organization.....	15
4.1	Abstract structure.....	15
4.1.1	Layers.....	15
4.1.2	Flavors.....	15
4.2	Lexical structure.....	16
4.2.1	Identifiers.....	16
4.2.2	Keywords.....	16
4.2.3	Operators.....	17
4.2.4	Macros.....	22
4.2.5	Comments.....	24
4.3	Syntax.....	24
4.3.1	Conventions.....	24
4.3.2	HDL dependencies.....	25
4.4	Semantics.....	29
4.4.1	Clocked vs. unlocked evaluation.....	29
4.4.2	Safety vs. liveness properties.....	30
4.4.3	Linear vs. branching logic.....	30
4.4.4	Simple subset.....	30
4.4.5	Finite-length vs. infinite-length behavior.....	31
4.4.6	The concept of strength.....	31
5.	Boolean layer.....	33
5.1	Expression type classes.....	33
5.1.1	Bit expressions.....	33
5.1.2	Boolean expressions.....	34
5.1.3	BitVector expressions.....	35
5.1.4	Numeric expressions.....	35
5.1.5	String expressions.....	36
5.2	Expression forms.....	36
5.2.1	HDL expressions.....	36

5.2.2	PSL expressions	39
5.2.3	Built-in functions	39
5.2.4	Union expressions	45
5.3	Clock expressions	45
5.4	Default clock declaration	47
6.	Temporal layer	49
6.1	Sequential expressions	50
6.1.1	Sequential Extended Regular Expressions (SEREs)	50
6.1.2	Sequences	57
6.2	Properties	63
6.2.1	FL properties	63
6.2.2	Optional Branching Extension (OBE) properties	84
6.2.3	Replicated properties	90
6.3	Local variables	93
6.4	Procedural blocks	97
6.5	Property and sequence declarations	103
6.5.1	Parameters	104
6.5.2	Declarations	106
6.5.3	Instantiation	107
7.	Verification layer	111
7.1	Verification directives	111
7.1.1	assert	111
7.1.2	assume	112
7.1.3	restrict	113
7.1.4	restrict!	113
7.1.5	cover	115
7.1.6	fairness and strong_fairness	116
7.2	Verification units	117
7.2.1	Verification unit binding	121
7.2.2	Verification unit instantiation	121
7.2.3	Verification unit inheritance	122
7.2.4	Overriding assignments	124
8.	Modeling layer	129
8.1	Integer ranges	129
8.2	Structures	130
9.	Scope and visibility rules	131
9.1	Immediate scope	131
9.2	Extended scope	131
9.3	Direct and indirect name references	132
Annex A (normative)	Syntax rule summary	135
Annex B (normative)	Formal Syntax and Semantics of IEEE Std 1850 Property Specification Language (PSL)	149
Annex C (informative)	Bibliography	167

IEEE Standard for Property Specification Language (PSL)

IMPORTANT NOTICE: This standard is not intended to ensure safety, security, health, or environmental protection in all circumstances. Implementers of the standard are responsible for determining appropriate safety, security, environmental, and health practices or regulatory requirements.

This IEEE document is made available for use subject to important notices and legal disclaimers. These notices and disclaimers appear in all publications containing this document and may be found under the heading “Important Notice” or “Important Notices and Disclaimers Concerning IEEE Documents.” They can also be obtained on request from IEEE or viewed at <http://standards.ieee.org/IPR/disclaimers.html>.

1. Overview

1.1 Scope

This standard defines the property specification language (PSL), which formally describes electronic system behavior. This standard specifies the syntax and semantics for PSL and also clarifies how PSL interfaces with various standard electronic system design languages.

1.2 Purpose

The purpose of this standard is to provide a well-defined language for formal specification of electronic system behavior, one that is compatible with multiple electronic system design languages, including IEEE Std 1076™ (VHDL®),¹ IEEE Std 1364™ (Verilog®), IEEE Std 1800™ (SystemVerilog®), and IEEE Std 1666™ (SystemC®), to facilitate a common specification and verification flow for multi-language and mixed-language designs.

This standard creates an updated IEEE standard based upon IEEE Std 1850-2005. The updated standard will refine IEEE standard, addressing errata, minor technical issues, and proposed extensions specifically related to property reuse and improved simulation usability.

¹Information on references can be found in Clause 2.